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Abstract 
The project will consist on the design and building of a DC-DC Flyback converter to increase efficiency in 
solar panels by tracking the maximum power point given a specific insolation and solar panel temperature. 
This subsystem, in addition to two othes designed by two other students, will represent the functioning 
of a solar facility with storage and an inverter to connect the panel to the grid. The DC-DC converter 
project will involve the study, construction, and results analysis of the electrical part (circuitry and 
magnetic components) excluding the control of the converter. This work can be carried by another student 
in future year. The project will include a brief explanation of the background where is located the desired 
converter, component calculation, simulation, and result analysis from the real circuit constructed. 
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1. Introduction 
1.1. Statement of purpose 
Now days, we are witnessing a big transition from fossil fuel energy generation towards a greener and 
more sustainable one involving resources such as wind or solar light. These cleaner energy resources 
present undeniable benefits like the low cost of operation (free fuel), their module feature giving the 
possibility to increase capacity easily, or the fact that they are carbon-free power generation resources.  
Climate change and global warming are threats that have entered the global scene in the last decade in 
terms of energy production. Our world is sustained by traditional means of energy production involving 
fuel burning such as carbon, oil or natural gas, which have produced an appreciable increase of global 
temperature leading to events such as natural life extinction or ice melting in the poles. Scientists noticing 
those changes in our world have raised awareness of the current situation, encouraging governments and 
companies to boost other ways to supply energy conserving the environment. 
Efficiency is a key point to address so as to make sustainable resources suitable to invest in and develop 
to produce energy. This is the main objective of this project: approach the photovoltaic power generation 
to give a different way of power extraction optimization in solar panels. Maximum Power Point Tracking 
(MTTP) technology is already implemented in utility-scale facilities but also in behind-the-meter grid-
connected systems supplying energy to the customer's side of the meter. This shows that DC-DC 
conversion in solar power has become important for efficient and economical energy generation, because 
one can harness the maximum solar power possible at every moment, increasing profits and 
sustainability. 
This project, as a part of a bigger one, also tries to address the storage issue that is preventing renewable 
generation to fully substitute fossil fuel energy production. One of the main problems for renewable 
2 
 
generation is the variability in the resources from which energy is harvested. A system able to redistribute 
energy delivery to the grid during peak demand hours would be very advantageous in terms of economics 
due to the time-of-use rates applied, because the facility could deliver the energy during peak demand 
periods when energy price is higher; it would be also favorable to meet the demand at every time, storing 
energy at low demand periods and releasing it in the opposing case, making it possible to lower frequency 
restoration techniques applied to fossil fuels.  
These issues encouraged me, and the other two students involved in the solar facility project, to conduct 
this project. I found attractive the subsystem that I am in charge in particular since flyback converters are 
used in appliances or electronic devices. They have a great potential in other fields such as solar power… 
it has several advantages, which are presented next. 
This project will involve the design and construction of a DC-DC flyback converter aimed to be used in 
maximum power point tracking (MPPT) techniques so as to extract maximum power from a solar panel 
given specific conditions of operation. I will be in charge of the electrical part regarding the circuit design 
and hardware construction, but regrettably I will not be working on the control system ruling the 
converter to meet the maximum power point (MPP) automatically due to the limited time and the fact 
that the control would require a lot of time and effort to develop, as I am a power engineer with less 
knowledge in that field. This project also aims to give purpose to this subsystem, being a part of a bigger 
generation system, but we will not be implementing a control for the whole system making, each 
subsystem interact with each other in multiple conditions of operation (i.e. irradiance, demand, or storage 
charge levels). Those control systems could be studied and developed by future students with enough 
ambition and concern to achieve that difficult and demanding task. 
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1.2. Project scheme 
Figure 1 shows a global scheme of the entire solar system project, and highlighted in red the main scope 
for this project in particular: 
 
1.3.  Goals and benefits 
There are some main objectives and benefits to this project: 
• Optimization of power generation in PV systems. 
• Stability in operation when suffering big irradiance changes. 
• Adjustment of the turns ratio allow to have every possible output voltage no matter what the 
input voltage is. 
o The utility can save money that would be spent in a big and expensive transformer placed 
in the output of the inverter in order to higher the voltage to AC-grid levels. 
Fig. 1. Entire system diagram. 
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o The converter chosen is suitable for the rising trend of microinverters (explained in next 
sections). 
• Galvanic isolation between the PV panel and the AC-grid. 
o This will produce the disappearance of common mode currents. [1]. 
• Safer for workers to manipulate the panel in maintenance periods for instance. 
• Possibility to operate as a buck-boost converter with a wider range of voltages in a lower duty 
ratio operation, due to the transformer’s presence. 
• Bring new points of view of configurations in DC-DC MPPT converters to keep the good work on 
reducing the human carbon footprint. 
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2. State of the art 
2.1. Principles of solar energy extraction 
To understand the actual technology regarding solar power generation, we must first understand to its 
principles. Solar panels generate energy producing DC current and voltage; this phenomenon happens 
due to the most basic structure that drives the process of energy extraction. As kidneys have nephrons as 
their functional unit, solar panels have the p-n junction as the simplest structure driving the process of 
solar light harnessing. The most used semiconductor in solar cells is silicon. It is composed of two parts; 
the upper part is made of type n doped silicon. This means that it has more free electrons than normal 
silicon. The lower part is made of p-type doped silicon, which has less free electrons than the pure silicon. 
When coupling those two parts, free electrons in the n layer enter the vacancies present in the p layer. 
They create a potential difference that remains like that the whole life of the cell. Figure 2 extracted from 
[2] shows that phenomenon. 
 
The electric field created when coupling the junction makes the intermediate zone become a diode, 
allowing only the flow of electrons from the region p to region n. That changes when photons hit the solar 
cell and extract electrons from the matrix, as the opposite event happens, electrons stacks in the n region 
(becoming a negative pole) while vacancies appear in the p region (creating a positive pole). At that point, 
one can connect a light bulb to the cell for instance and make it work like a power source. This is more 
Fig. 2. Phenomenon occurring when coupling the p-n junction [2]. 
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effective near the depletion region, which is very thin, and because of that solar cells are built very thin. 
In other words, a solar cell is an energy generator with a diode inside. 
It is obvious that solar cells themselves cannot supply a considerable amount of energy as they are very 
small. To generate a more reasonable amount of power, these solar cells are grouped in modules and 
those modules in arrays as shown in Figure 3. 
 
 
 
Solar modules, as a combination of photovoltaic cells, are ruled by the characteristic I-V curve. That means 
that given a specific irradiance and panel temperature, the module works with a specific curve showing 
the current it supplies depending on the voltage in its terminals. MPPT technology harnesses that 
characteristic by changing the equivalent impedance seen by the panel and with that, move the point of 
operation of the I-V curve. In the end, as Ohm’s law states, 𝑅 =
𝑉
𝐼
 so changing that resistance value we 
can obtain different values of voltage and current.  
Figure 4 can be an example of I-V curve for a 100 W PV panel: 
Fig. 3. Photovoltaic cells, modules, and arrays [2]. 
Fig. 4. I-V curve for a generic solar panel in STC. 
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This theoretical curve is measured under standard test conditions (STC), which means that the 
measurements were taken with the solar panel at 25 ℃ and receiving 1 kW/m2. The readings that can be 
extracted from that curve in Figure 4 regarding the consequences of changing the equivalent impedance 
connected to the panel are the following: 
𝑂𝑝𝑒𝑛 − 𝑐𝑖𝑟𝑐𝑢𝑖𝑡 → 𝑅𝑒𝑞 = ∞ → 𝑉 = 𝑉𝑜𝑐 = 25 𝑉 ;  𝐼 = 0 𝐴 → 𝑃 = 0 𝑊 
𝑆ℎ𝑜𝑟𝑡 − 𝑐𝑖𝑟𝑐𝑢𝑖𝑡 → 𝑅𝑒𝑞 = 0 Ω → 𝑉 = 0  𝑉 ;  𝐼 = 𝐼𝑠𝑐 = 5.3 𝐴 → 𝑃 = 0 𝑊 
𝑀𝑃𝑃 → {
𝑉𝑀𝑃𝑃 = 20 𝑉
𝐼𝑀𝑃𝑃 = 5 𝐴
→ 𝑅𝑒𝑞 =
20
5
= 4 Ω → 𝑃𝑀𝑃𝑃 = 100 𝑊 
These readings shows the potential that a MPPT has in terms of optimization of power generation in solar 
panels. Changing the equivalent resistance in every moment, given any operating conditions gives an 
extraordinary advantage in terms of efficiency. This will be addressed later in the next section. 
Another feature regarding the I-V curve of the panels is that it changes with the irradiance and with the 
panel temperature. The more irradiance the panel receives, the grater it will be the current and voltage 
generated by the panel. With temperature, the opposite will happen but only with voltage. The higher the 
temperature of the panel, the lower the voltage the panel is able to give. This is shown in Figure 5: 
Fig. 5. I-V curves changing panel temperature or irradiance and 
maintaining the other parameter constant. 
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Last, we have the array structure characteristic feature. It is related to the positioning of modules that 
form that array. The arrangement of modules in an array is not arbitrary as depending on how modules 
are connected, the output of the array will change. Connecting modules in series make the voltage of the 
output be the sum of voltages of the modules and when connecting them in parallel, the current is the 
one summing in this case. One can control the expected output of the array by making a configuration of 
modules in series and in parallel as both strategies can be mixed. Figure 6 shows how the I-V curves change 
depending on the connection of the arrays. 
Figure 6 shows how the parameters are stacked depending on the arrangement chosen for the array. This 
feature is very important in solar facilities design because depending on how the connection of the 
modules is, or to say in other words, how arrays will be, the power conditioning unit (PCU) that is 
composed by the DC-DC converter plus the inverter will need to have different characteristics. That PCU 
is the component driving the maximum power point tracking technique addressed in this project. 
 
Fig. 6. In-series, parallel and mixed configuration of modules with their equivalent I-V curves [2]. 
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(2.1) 
2.2.  MPPT DC-DC converters today 
The heart of those MPPT controllers is indeed DC-DC converters, which are quite simple circuits capable 
of higher or lower the voltage supplied by the solar panel. That task was very difficult to execute before 
the creation of high-power, field-effect transistors (FETs) in the 1980s and insulated-gate bipolar 
transistors (IGBTs) in the 1990s. Those transistors make it possible to change the output voltage by 
controlling the duty ratio of the switch. Most common DC-DC converters are the buck and the boost 
converter. A buck converter operates to lower the voltage with respect the input and boost converter 
does the opposite task. These are simple representations of those converters: 
 
 
 
 
 
 
 
Figure 7 represents the circuit of a boost converter. It has a MOSFET transistor as mentioned before. That 
transistor will be the one regulating how much we want the output current to be higher. The transfer 
function of this specific converter shown in Equation 2.1: 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
1
1 − 𝐷
 
With D being the duty ratio that we are applying to the transistor. It can take values from 0 to 1, which 
will alter the time the diode is turned on. Watching that transfer function, we can deduce that the higher 
the duty ratio, the higher our voltage will be. 
𝑉𝑜𝑢𝑡 
𝑉𝑖𝑛 + 
𝐿𝑜𝑎𝑑 
− 
𝑉𝐿 + 
Fig. 7. Design of a boost converter. 
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(2.2) 
Figure 8 shows the circuit design for a buck converter. 
 
 
 
 
In this case the transfer function relating the output with the input is given by Equation 2.2: 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
= 𝐷 
Noticing that D can take values from 0 to 1, starting in the maximum value where the input is equal to the 
output, as soon as we reduce that duty ratio, the output voltage will drop to the point it can be zero. 
These two converters are the simplest ones as they are only able to higher or lower the voltage separately, 
none of both converters can do those two tasks together. This is a constraint when implementing them in 
solar MPPT controlling because a solar array can have a wide variety of input voltages depending on its 
arrangement or even the light and panel conditions. For that reason, the most frequently and more 
popular used converter is the buck-boost. As its name hints, that DC-DC converter is able to higher and 
lower the output voltage with respect the input one.  
+ 
𝐿𝑜𝑎𝑑 
𝑉𝑖𝑛 
𝑉𝑜𝑢𝑡 
𝑉𝐿 
+ 
Fig. 8. Design of a buck converter. 
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(2.3) 
The design for a buck-boost converter is represented in Figure 9: 
This design is still very simple, having the same components, but it has a larger range of operation. We 
will fully derive the expression of this converter, but in the end, this work could be applied to the other 
two DC-DC converters showed in Figures 7 and 8. The only consideration we have to take into account is 
that average voltage in an inductor in the periodic steady state is zero. With that in mind, we proceed to 
make the calculations: 
𝑊ℎ𝑒𝑛 𝐹𝐸𝑇 𝑖𝑠 𝑂𝑁 → 𝑉𝐿 = 𝑉𝑖𝑛 
𝑊ℎ𝑒𝑛 𝐹𝐸𝑇 𝑖𝑠 𝑂𝐹𝐹 → 𝑉𝐿 = 𝑉𝑜𝑢𝑡 
Then: 
〈𝑣𝐿〉 = 𝑉𝑖𝑛 · 𝐷 + 𝑉𝑜𝑢𝑡 · (1 − 𝐷) = 0; 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
= −
𝐷
(1 − 𝐷)
 
The negative sign only indicates that the polarity in the output is reversed. With the rest of the expression 
we can notice that now this converter can operate increasing and decreasing the voltage. 
𝐷 = 0 →
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
= 0 
𝐷 = 1 →
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
= −∞ 
𝐿𝑜𝑎𝑑 
𝑉𝐿 𝑉𝑜𝑢𝑡 
𝑉𝑖𝑛 + 
− 
Fig. 9. Design of a buck-boost converter. 
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𝐷 = 0.5 → 𝑉𝑜𝑢𝑡 = −𝑉𝑖𝑛 
When we increase the duty ratio, the output voltage increases (with negative sign) noting that with a duty 
ratio of 0.5 the value of the voltage in the input is the same as in the output (with different polarity). 
Any kind of DC-DC controller modifying the output voltage can be used as an MPPT. The principle is simple, 
modify the duty ratio so as to change the equivalent impedance connected to the solar panel and with 
that, force the panel to supply its maximum possible power. To analyze the power extracted from a solar 
panel we can study its P-V curve. It is basically extracted by remaining the abscises axis the same and then 
multiple values of current and voltage in the I-V curve to obtain the ordinates axis representing the power 
extracted. Those curves have the shape showed in Figure 10: 
 Figure 10 gives an example of different MPP depending on the irradiance received by the panel at a 
constant temperature. If temperature increases, the maximum power extracted would decrease with the 
MPP voltage doing the same. In the case of different irradiance, we do not have a simple tendency like 
with temperature. When decreasing the irradiance receiving, it is obvious that we will extract less power, 
but the MPP voltage will follow a parabolic shape finding its maximum voltage value when we reach an 
irradiance value of 0.5 kW/m2. 
 
Fig. 10. Example of P-V curve at different value of irradiance. 
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2.3.  Alternative solutions for solar MPPT 
 
In the last decade, a different way of MPPT technology has become trendier and it is increasing its use in 
solar power facilities all over the world. This is the case of the microinverters. Conventionally, solar 
modules were connected with different configurations forming arrays with the characteristics explained 
above. Microinverter technology focuses on using a power conversion unit with less rated power in each 
module trying to increase efficiency to the maximum. Each panel has its own inverter meaning that the 
operation of one module will not condition the power extracted from other, in addition, the inverter 
would have to work with a lower input voltage and current stress.  Microinverters give an exceptional 
solution for panel shading as they extract power from each module separately. First, let us see which are 
the conventional solutions that we can avoid by using this alternative MPPT technology. The first one is 
depicted in Figure 11: 
The module shading happens because of a cloud passing above the panel or dust retained in the surface 
of the panel having consequences in the array operation. As modules in series share the same current 
flowing through them, when a module is shaded, it will not produce energy operating as a short-circuit. 
This would prevent the modules in series with him to produce energy as the current cannot flow in that 
branch. This problem is solved using bypass diodes. Those diodes are connected in parallel with each panel 
giving a secondary path for the current when a module is blocking the current. 
Fig. 11. Capability of bypass diodes to mitigate panel shading [2]. 
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Another problem solved using microinverters is the presence of reverse current as a consequence of 
defective or shaded panels in one branch. If an array suffers from reverse current, this means that current 
generated by other modules is not going to the converter but to another branch of the array. This is usually 
solved using blocking diodes that would prevent the current from flowing in that direction maintaining 
the current in a zero value. The second example of alternatives for panel shading is given by Figure 12. 
For these two examples where the panel shading affects the operation of a solar array, we can understand 
the impact of solving those issues by using microinverters instead of conventional PCUs. Adding diodes to 
the arrays increases the probability of component failure as we have implemented another element 
susceptible of breaking in the medium/long term. 
Microinverters have a big importance in this project as flyback converters fit perfectly in the operation 
conditions of those microinverters. Flyback converters are suitable to be used in devices of around 200 
Watts and because of that they are used in electronic devices (i.e. phone chargers or power supply in PCs) 
but have a big potential in solar energy applications. As microinverters work with modules separately, our 
type of converter is perfect managing with low power input. It has also the advantage of modules alone 
not supplying high voltages so when trying to equalize the output voltage of the inverter to the grid 
voltage, the Flyback converter can easily complete that task without high duty ratios in the transistors 
thanks to its transformer, that gives more margin of operation for our converter. 
Fig. 12. Potential of using blocking diodes in every branch of an array [2]. 
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The schematics shown in Figure 13 give us an example of how a central inverter arrangement looks, in 
comparison with a microinverter. 
 
In the case of extracting solar energy in behind-the-meter systems such as domestic or business 
applications, it makes more sense to implement those microinverters. In solar energy extraction for 
subsistence purposes, the output power is not as high as in utility-scale facilities due to the smaller size of 
the panels used. It is not the same using panels in deserts than in the rooftop of your company, here the 
space availability comes to play.  When trying to obtain energy to supply your daily need, you need those 
panels to be the most efficient as possible because the place you are living may not be ideal in terms of 
solar irradiance. 
Speaking with numbers, microinverters give a lot of advantages in comparison with central inverters which 
are the conventional mean of power conversion regarding solar energy extraction. Due to the reasons 
explained above of microinverters avoiding the usage of diodes (bypass or blocking), they can higher the 
power output from 5% to 25% meaning a great increase in efficiency and savings for homeowners or big 
energy sellers. To give an example of why this happens, shading only a 9% of a solar system with a central 
Fig. 13. Comparison between microinverters and central inverters in 
solar power systems [2]. 
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inverter can lead to a decrease in the energy output of at most 54%. This is a huge power loss showing 
why microinverters are gaining market power in these last years. 
In terms of costs, it is logical to think that microinverters are more expensive because you have to use 
more of them depending on the number of modules you are operating with. In average, central inverters 
cost around $0.40/W-p (dollars per W-peak) while microinverters cost more or less $0.52/W-p. This 
information does not mean that inverters are overall more expensive. We have to take into account the 
warranty of each inverter and the installation costs. In terms of the warranty, microinverters are much 
better because as they deal with less power, they suffer less stress during its operation lasting for around 
20 to 25 years while central inverters last for 10 to 15 years meaning that they will have to be replaced 
more frequently increasing costs. Addressing the installation costs, microinverters are simpler and less 
time-consuming cutting installation costs by a 15% more or less. These figures show the tremendous 
advantages of microinverters in comparison with conventional central inverters. 
To reduce the initial cost of the microinverters, since 2011 dual-microinverters have been released to the 
market. Its functioning is as simple as their name indicate, they do the same things as microinverters but 
with two modules. This reduces the initial costs but sacrificing performance. These kind of microinverters 
are suitable depending on the type of solar system as in some cases they should be taken into 
consideration. 
More additional advantages of microinverters could be the increased safety they give because they 
operate with single modules with lower voltage in their terminals. Besides, owing to the fact that they 
operate at lower output power, they will dissipate less heat meaning that they do not need ventilation 
systems to cool down the components. That will result in a suppression of noise in their operation. One 
last important feature they give is their ease to expand the solar systems, as they are managing modules 
separately you can add capacity to your system by adding new module-microinverter units. 
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2.4.  Solar MPPT control techniques 
As said in the introduction, this project will not cover the control programming and implementation to 
drive nor the subsystem nor the whole interconnected system. However, it is important to address the 
most common MPPT control techniques to help future students executing that task when seeking for 
information in this project. 
In solar applications, MPPT controllers work all with the same reading procedure but they differ from each 
other in the algorithm that they follow in order to attain the MPP. Every DC-DC converter with MPPT has 
sensors in the terminals of the module or array reading the value of the voltage and current. When 
obtaining those values, they enter in the algorithm giving a command that will change the duty ratio of 
the converter trying to move the point of operation towards the MPP. Next, those different algorithms 
making each type of control unique learned from [3] will be addressed. Figure 14 shows how these control 
systems work.  
First, a very simple and straightforward method called “Perturb and observe” or “Hill climbing” is 
introduced. That consists on making small changes in the duty ratio and see if the power obtained is higher 
or not. If the move made the power decrease, then the duty ratio will be changed in opposition to the 
previous iteration. This method is commonly used because of its ease of programming and 
implementation but its disadvantage is that it will produce oscillations in the output power as it is always 
changing to verify that the panel is operating at the MPP. The logic algorithm of “Hill Climbing” is 
represented in Figure 15. 
Fig. 14. Basis of an MPPT controller for solar power 
systems [2]. 
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The next control technique important to mention is called “Constant voltage” but some authors call it the 
“Open voltage” technique due to its nature. In this type of control, the controller first changes the duty 
ratio to obtain a very high equivalent impedance (with a duty ratio value of zero) and then it measures 
the open-circuit voltage value of the module. After this, the duty ratio is changed to obtain a value of the 
input voltage near the open-circuit voltage multiplied by a factor of 0.72. This factor has been extracted 
empirically as it is usually the value of the MPP voltage. Then, the controller makes slight changes in the 
duty ratio to try to maintain that value of voltage constant. The algorithm for the “Constant voltage” 
control technique is addressed in Figure 16. 
Fig. 15. Algorithm for Perturb and observe control technique. 
Fig. 16. Algorithm for Constant voltage control technique. 
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(2.4) 
Last, there is another control algorithm called “Incremental conductance” which is more based in 
mathematical principles and tries to be more precise with less iterations. Basically, the control manages 
to find the maximum power point in the P-V curve by differential methods. The basis is the following 
showed in Equation 2.4:  
𝑀𝑃𝑃 →
𝑑𝑃
𝑑𝑉
= 0 → 𝑃 = 𝑉 · 𝐼 
Deriving the power expression in Equation 2.4 returns: 
𝑑𝑃
𝑑𝑉
= 𝑉 ·
𝑑𝐼
𝑑𝑉
+ 𝐼 ·
𝑑𝑉
𝑑𝑉
= 𝐼 + 𝑉 ·
𝑑𝐼
𝑑𝑉
 
We can make an approximation by changing the derivatives for increments: 
𝑑𝑃
𝑑𝑉
≈ 𝐼 + 𝑉 ·
Δ𝐼
Δ𝑉
= 0 → −
𝐼
𝑉
=
Δ𝐼
Δ𝑉
 
That expression will be the core of the algorithm. The control will always be reading the voltage in the 
terminals of the panel and it suffers a variation due to irradiance changes, the controller will start to 
compute analysis. The controller will be driven by comparing the expression extracted above and make 
changes in the circuit if the incremental conductance changes. The algorithm of this type of control is 
represented in Figure 17. 
20 
 
 
This type of control requires more computation in the controller due to its algorithm being more 
complicated. However, it can track the MPP faster than other techniques as each perturbance is corrected 
at once with the algorithm. As the operation point is dynamic it will also cause oscillations in the output 
power but smaller than in the Perturb and observe technique. It will also need another requirement; the 
operation point must be placed in the MPP at the start of the algorithm so as to make corrections and 
return to that point again. If this is not accomplished, the controller will be moving the operating point 
towards one that does not maximize the power extraction. 
Fig. 17. Algorithm for Incremental conductance control 
technique. 
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2.5.  Solar power evolution 
In these two last decades, the solar power capacity of countries all over the world has increased 
exponentially. This has been caused by the development in solar technology together with the increment 
in panel manufacturing. This led to an increase in reliability and efficiency in the functioning of solar 
modules (shown in Figure 18), and a reduction of the price of kWh of energy generated. In addition, other 
factors that have boosted the solar energy generation are net metering and incentives given by 
governments encouraging investors to begin solar generation projects supporting solar PV installations in 
many countries.  
Analyzing Figure 18, we can distinguish each type of solar panel in terms of material and technique used 
in its manufacturing due to the range of efficiency levels they present. Green lines represent thin-film 
technology panels made of amorphous silicon, CIGS (copper indium gallium), CdTe (selenide and cadmium 
telluride), and polymer organic, for instance. These types of solar panels present a low price of 
manufacturing but also a low level of efficiency (around 5%).  
Another type of technology used is Bulked-type or Wafer-based (blue curve), panels made of mono-
crystalline silicon, poly-crystalline silicon or poly-crystalline band. This technology has opposite features 
Fig. 18. Increase of solar panel efficiency over the years. 
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than the other mentioned, those panels can perform with high efficiency (from 20% to 25%) but they have 
higher manufacturing costs due to the shortage of silicon supply during the last years.  
The purple curve shows the evolution of the cutting-edge manufacturing technologies speaking of 
efficiency. That technology is called multijunction cells, whose name is self-explanatory. These kinds of 
solar panels perform the best but a very high cost. Their efficiency can almost reach the 50% which in 
comparison with the previously mentioned 5% in thin-film technologies shows the enormous 
development that has been achieved. That technology needs years of research and improvement of 
manufacturing techniques to reduce its costs and become economically feasible to be used in real solar 
systems. 
Last, the orange curve shows emerging PV technologies that as expected, they have low efficiency for the 
moment. More research and development will be needed to know if those technologies can flourish and 
become reasonable and innovative ways to generate solar PV energy. 
Over the years, solar power capacity has been increasing as more and more countries are joining the cause 
of increasing their solar energy generation share. At the moment, more than a hundred countries are 
producing solar energy within their borders. Talking about history, Japan was the leading country in terms 
of solar PV capacity when this type of energy generation started growing from the bottom. Then, around 
2000, Germany and Europe, in general, took that leading place due to big government funding, boosting 
their solar production at an impressive pace. This hegemony changed with the emerging economy of 
China, the industrial development that the country is conducting needs a vast amount of energy to be 
carried. For that reason, they are investing in cheap energy resources such as coal but also in solar PV 
systems as they possess a big amount of land to place those solar parks and concern about the 
environment is rising. China has been established as the first world power in terms of solar PV capacity. 
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The significant amount of money that has been injected into solar projects has led to this situation with 
almost one third of energy share possessed by Chinese companies. 
China has become a big solar panels producer due to its low manufacturing costs and economies of scale. 
This has helped this country reach the capacity numbers it has nowadays. Germany has also been 
established as one of the leading countries in term of panels manufacturing despite being much smaller 
as a country having less land to be filled with panels. Other two powerful countries with respect solar 
panels manufacturing are the USA and Japan. One characteristic of the production of Japan is that it is 
leading the development of solar PV technology developing cutting-edge solar panels but a higher cost. 
Each country has its characteristics when producing the infrastructures driving solar energy extraction, 
but the big efforts and money invested make them be the top four solar energy producers in the world. 
Nowadays, China is the leader in solar energy capacity share followed by Germany, Japan, and the USA. 
Fig. 19. Energy production share by companies. 
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Addressing the situation of the USA in solar PV capacity it is surprising that they are not producing that 
much quantity of energy despite being the first world economic power. It is simple, they are relying more 
in wind power generation instead of solar power, however, big companies in the USA have the potential 
to grow fast making this country one of the fastest growing markets.  
As shown in Figure 20, renewable energy generation share is hold by hydropower and wind power. 
Nuclear power has maintained constant representing a 20% of the energy share over the years by 
increasing capacity factors of the nuclear plants without a significant number of plants being 
commissioned. Conventional and polluting energy generation is shifting towards greener resources, but 
with the actual issue of storage in the horizon. This outlook shows how important is to study solar power 
possibilities as right now it is not exploited at its maximum potential and have an enormous perspective 
of growth. 
 
 
Fig. 20. US electricity generation by 2014. 
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3. Principles of Flyback DC-DC converter. 
Flyback converters are a type of DC-DC converters with a special feature, they possess galvanic isolation. 
This is achieved with a transformer in the middle of the circuit storing energy to then release it to the 
load. The special design of this converter makes the Flyback an indirect converter as it does not have a 
direct path between the input and the load in any moment of the operation. Its design is showed in the 
Figure 21: 
    
 
 
 
 
 
 
The special characteristic that makes this converter different from other isolated ones is the connection 
of the transformer’s secondary windings, as shown above the dot in those windings is reversed. This is the 
reason why the Flyback operation is indirect. Now, let use derive the transfer function of our converter. 
The key point to make the calculations is using the inductor voltage or the capacitor current to calculate 
that transfer function. This is caused because the average current in a capacitor or the average voltage 
across an inductor must be equal to zero in periodic steady state. We decide to use the inductor’s voltage. 
 
Fig. 21. Flyback circuit design. 
Vin 
Vout 
+ 
- 
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(3.1) 
First, we analyze the circuit when the FET is conducting with the circuit showed in Figure 22. 
𝑉𝐿 = 𝑉𝑖𝑛 ·
𝐿𝑚
𝐿𝑚 + 𝐿𝑙𝑘
 
This section, we will assume that the transformer is ideal, and the leakage inductance is negligible. The 
real case will be addressed in the simulations section. With that in mind: 
𝑉𝐿 ≈ 𝑉𝑖𝑛 
Now, analyzing the second phase of the converter’s operation in which the FET is turned off and the 
rectifying diode is conducting. This will be studied with Figure 23. 
Fig. 22. Converter's state when the FET is turned on. 
Fig. 23. Converter's state when the FET is turned off. 
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(3.2) 
(3.3) 
𝑉𝐿 = −
𝑉𝑜𝑢𝑡
𝑛
 
Following the average voltage across the inductor rule stated before, the transfer function for an ideal 
Flyback converter is calculated as showed next: 
𝑉𝐿 = 𝐷 · 𝑉𝑖𝑛 − (1 − 𝐷) ·
𝑉𝑜𝑢𝑡
𝑛
→
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑛 · 𝐷
(1 − 𝐷)
 
With D being the duty ratio of the FET or in other words, the time when it is turned on during a switching 
period. 
Once we have deduced the most basic characteristic of the converter, the transfer function, we can 
explain more about the functioning. In the first state, when the rectifying diode is blocking, the 
magnetizing inductance starts storing energy but without the transformer inducing current in the 
secondary windings due to the reversed connection. When the transistor turns off and the rectifying diode 
starts conducting, the magnetizing inductor maintains the current flowing throw it and starts to deliver 
energy to the load. This is the transition making the converter indirect. 
In the first state, the leakage inductance is also charging, and as an inductor it will not allow the current 
to drop to zero instantaneously. That will force us to implement a clamping circuit to avoid overvoltage in 
the FET as the leakage current needs a way out. Figure 24 specifies where that clamping circuit is placed. 
Fig. 24. Flyback converter with the clamping circuit highlighted. 
> > 
> 
𝑖1 𝑖𝑥 
𝑖𝑙𝑘 
𝑖𝑚 
𝑖𝐷 = 𝑖𝑦 
𝑖𝑐𝑙𝑎𝑚𝑝 
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This clamping circuit is needed to redirect the leakage current and dissipate the energy stored in the 
leakage inductor. As expected, this would lead to a loss of efficiency but obtaining in exchange better 
safety for our transistor. To further understand the behavior of this circuit, we analyze the currents flowing 
in each state of the converter. 
Following the current notation showed in the last figure, we start deriving the graphs displaying the 
behavior of each of those currents. As explained before, in the state when the FET is turned on, the current 
coming from the input is the same as the magnetizing current but when the state changes, the input 
current goes to zero and the magnetizing current starts to induce in the secondary windings. As the 
leakage current has special effects and ideally it does not affect the operation of our converter, we will 
address it in the simulation section where those effects are visible. The rest of currents flowing through 
the converter are the following showed in Figure 25. 
Fig. 25. Currents flowing in the primary side of the transformer. 
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As depicted in Figure 25, when the FET is turned on, the magnetizing inductor receives a positive voltage 
and consequently, the current flowing through it increases. When the FET is off the opposite event 
happens resulting in that triangular waveform. The current coming from the source 𝑖1 shares the same 
value with 𝑖𝑚 when the FET is on but drops to zero in the next state because the switch turns off and 
blocks the current completely. Now let us address with Figure 26 what happens in the secondary side of 
the transformer with its induced currents. 
When the transistor is in its on state, the rectifying diode is blocking the current and because of that it has 
a value of zero. That changes when the switch turns off and the diode starts conducting. In this situation, 
the magnetizing current is equal to 𝑖𝑥 meaning that it will induce the current 𝑖𝑦 in the secondary side of 
the transformer. 
𝑖𝑚 = 𝑖𝑥 → 𝑖𝑥 = 𝑖𝑦 · 𝑛 → 𝑖𝑦 = 𝑖𝐷 =
𝑖𝑚
𝑛
 
Fig. 26. Current flowing in the secondary side of the transformer. 
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With the signs of the currents showed in the previous figure, the transformer’s currents follow that 
equation. Doing a KCL in the output node we deduce that 𝐼𝐷 will be equal to 𝐼𝑜𝑢𝑡 or in other words, the 
current flowing to the load. 
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4. Component design 
4.1. Switching frequency 
The first parameter that will determine the others is the switching frequency. Increasing these parameters 
is not always good. Despite the fact that it would reduce the ripple in the inductors and capacitors 
(meaning a smaller size of those components), a high switching frequency increases the switching losses 
of the converter, which is not good in this low power converter. In addition, a higher switching frequency 
would negatively affect the clamping circuit as it would make the losses in it bigger. 
For those reasons, we chose a big switching frequency but not one big enough to lower the efficiency to 
unacceptable levels. We will apply a 100 kHz switching frequency to the MOSFET and with that number, 
we will obtain the other components values. 
4.2. Transformer turns ratio 
To obtain the relationship between the winding in the primary and the secondary of the transformer, we 
will use the transfer function of the flyback transformer: 
𝑉𝑜
𝑉𝑖
=
𝑛 · 𝐷
1 − 𝐷
 
The case with the higher duty ratio, and with that, the highest output voltage will be when receiving low 
irradiance. Our upper limit irradiance is 1 kW/m2, this is the value of irradiance with what we are going to 
measure the parameters. As it is always wanted to track the MPP, we deduce the values of voltage and 
current with that irradiance for our solar panel showed in the solar panel curves of Figure 27: 
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(4.1) 
 
𝑉0.1 = 9.5 𝑉 
𝐼0.1 = 2.3 𝐴 
Using a value of 10 V to obtain the turns ratio, 200 V in the output are attained. This oversize will protect 
our components in case of need. For that value of input voltage, I will fix a duty ratio of 0.5. 
𝑛 =
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
·
1 − 𝐷
𝐷
; 𝑛 =
200
10
·
1 − 0.5
0.5
= 20 → 𝑛 = 1: 20 
In the next section, the components values will be calculated with an irradiance of 1kW/m2 in order to 
give safety and stability to our converter. 
4.3. Output resistor 
Having the turns ratio and the duty ratio fixed for the value of 1 kW/m2 we will proceed to obtain the 
value of the output resistor to calculate the equivalent resistance of the converter with that irradiance 
Fig. 27. Characteristic curves of our solar panel. 
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(4.2) 
(4.3) 
and work with that when the irradiance changes, also we have to alter that equivalent resistance. First, 
we start working with the following equation: 
As extracted from [4]: 
𝑅𝑒𝑞 = (
1
𝐷
− 1)
2
·
1
𝑛2
· 𝑅𝑜𝑢𝑡 
We measure that value of Rout in the case of 1 kW/m2, duty ratio of 0.5, and turns ratio of 1:20 as calculated 
before. Now, we have to acquire that value of Req with the I-V curve with 1 kw/m2 of irradiance. As showed 
in the turns ratio section, the MPP voltage will be 9.5 Volts and the current 2.3 Amps.  
𝑅𝑒𝑞 =
𝑉𝑖𝑛
𝐼𝑖𝑛
=
9.5
2.3
= 4.13 Ω 
Now we combine (4.3) and (4.2) to obtain: 
4.13 = (
1
0.5
− 1)
2
·
1
202
· 𝑅𝑜𝑢𝑡 → 𝑅𝑜𝑢𝑡 = 1652 Ω 
We made that calculation in the case of 1 kW/m2 because our solar panel will suffer variations in the 
irradiance due to the shading of the clouds or even because of dust retained in the surface as it happens 
in the deserts easily. With that in mind, I will explain that selection for the irradiance. 
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At 1 kW/m2 the equivalent resistance is 4.13 Ω, and as that irradiance decreases, the Req that our converter 
has to follow in order to reach the MPP will increase. Figure 28 shows that statement: 
 
With the values of voltage and current in the MPP for different irradiance numbers, we calculate the 
equivalent resistance that the converter must meet in order to extract maximum power: 
𝑅1 = 4.13 Ω → 𝑂𝑏𝑡𝑎𝑖𝑛𝑒𝑑 𝑏𝑒𝑓𝑜𝑟𝑒 
𝑅0.5 =
9.645
1.156
= 8.34 Ω 
𝑅0.1 =
9.278
0.2317
= 40.04 Ω  
With that, we deduced that when we decrease the irradiance received, the equivalent resistance raises 
for that MPP. Now we will assume that in a very sunny day a cloud is shading our solar panel and because 
of that the irradiance changes from 1 kW/m2 to 0.1 kW/m2. When the cloud starts shading, the solar panel 
Fig. 28. Solar panel curves with MPP values highlighted. 
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receives 0.1 kW/m2 of irradiance and our converter has to change the duty ratio in order to meet the MPP. 
Our new duty ratio will be, using equation (4.2) and R0.1: 
𝑅0.1 = (
1
𝐷
− 1)
2
·
1
𝑛2
· 𝑅𝑜𝑢𝑡; 𝐷 =
1
√
𝑅0.1 · 𝑛2
𝑅𝑜𝑢𝑡
+ 1
 
𝐷 =
1
√40.04 · 20
2
1652 + 1
= 0.243 
With that duty ratio at the MPP together with an input voltage of 9.278 Volts, we have the following 
output voltage: 
𝑉𝑜𝑢𝑡 = 9.278 ·
0.243 · 20
1 − 0.243
= 59.67 𝑉 
As we see, when a huge change of irradiance happens, our components will be safe because of the 
modeling with the upper limit irradiance. When operating at 0.1 kW/m2 and the cloud disappears 
returning to the value of 1 kW/m2, the contrary will happen. The converter will be operating at an 
equivalent resistance of 40.04 Ω making the solar panel give an input voltage near the open-circuit voltage 
of the panel rated at 12 Volts. However, the converter was operating at a duty ratio of 0.243 so the output 
voltage in the worst case would be: 
𝑉𝑜𝑢𝑡 = 12 ·
0.243 · 20
1 − 0.243
= 77.04 𝑉 
As we can notice, with that configuration our converter operation presents a great stability and safety for 
the components as huge variations will not produce big output voltage. 
36 
 
4.4. Magnetizing inductance 
This is a crucial component of our device because here is where the converter will store energy and then 
release it to the secondary of the transformer when the MOSFET turns off. This value of the inductance 
will determine the percentage of ripple current flowing through the magnetizing inductance or Lm. We 
cannot take an enormous value to eliminate the ripple because we need a reasonable value to build the 
transformer, and also, because of the leakage inductance or Llk present in every real transformer. 
As the value of Llk cannot be measured before the construction of the converter, we will assume that it 
has a value of the 3% of the Lm. It is true that in a real transformer, the higher the Lm, the higher it will be 
the Llk. The problem with that leakage inductance is that the bigger it is, we will have bigger commutation 
time between phases of the MOSFET, reducing the pulses of voltage in the Lm, thus that will lower the 
duty ratio, and with it, the desired output voltage. 
With that in mind, we will sacrifice some percentage of the ripple current in order to avoid that. We also 
have to consider that Lm has to be sufficiently big to store the energy in it so very low values are 
unacceptable. We will analyze one state of the MOSFET to deduce the ripple current equation: 
The state with FET turned on is represented in Figure 29:  
Fig. 29. State of the Flyback converter with the switch turned on. 
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(4.4) 
(4.5) 
(4.6) 
With the voltage in the magnetizing inductor in one of the states (let us take the one with the MOSFET 
on) we will calculate the ripple current in that inductor. It does not matter which state we choose because 
as the average value of an inductor voltage is zero, we will obtain the same value for the ripple current 
but with different sign. 
𝑉𝐿𝑚 = 𝑉𝑖𝑛 = 𝐿𝑚 ·
𝑑𝑖𝑚
𝑑𝑡
 
As Vin is constant, we can change the derivatives by increments. 
𝑉𝑖𝑛 = 𝐿𝑚 ·
Δ𝑖𝑚
Δ𝑡
; Lm =
𝑉𝑖𝑛 · 𝐷𝑇
Δ𝑖𝑚
;   Lm =
𝑉𝑖𝑛 · 𝐷
Δ𝑖𝑚 · 𝑓𝑠𝑤
 
To make the calculus, we will limit the ripple current to the 50% of the average value of current that will 
flow through the Lm. The less favorable case will happen with 1 kW/m2 of irradiance with the solar panel 
supplying 2.3 Amps at the MPP. The percentage chosen is quite big but is necessary to lower the leakage 
inductance to the maximum, that ripple will be addressed by the output capacitor to rectify it and have a 
lower percentage of ripple voltage in the output. 
Δ𝑖𝑚 = 0.5 · 2 · 𝐼𝑚 
We multiply it by a factor of 2 because we are doing the percentage of ripple respect the average value, 
so the total increment will be the double. 
𝐼𝑚 = 𝐼𝑖𝑛 + 𝐼𝑑 · 𝑛 = 𝐼𝑖𝑛 +
𝑉𝑜𝑢𝑡
𝑅𝑜𝑢𝑡
· 𝑛 = 2.3 +
190
1652
· 20 = 4.6 𝐴 
𝐿𝑚 =
9.5 · 0.5
0.5 · 2 · 4.6 · 100 · 103
= 10.33 𝜇𝐻 
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(4.7) 
(4.8) 
4.5. MOSFET 
The important parameters that should be taken into consideration when choosing the MOSFET are the 
current and the voltage that that switch will withstand. We will start with the maximum voltage that 
obviously will appear when the MOSFET is turned off: 
𝑉𝐹𝐸𝑇 = 𝑉𝑖𝑛 +
𝑉𝑜𝑢𝑡
𝑛
= 9.5 +
190
20
= 19 𝑉 
However, for safety issues we will oversize it to the double at least, depending on the MOSFETs that we 
will find when choosing the components. 
𝑉𝐹𝐸𝑇 > 38𝑉 
For the rated current flowing through our switch when it is turned on, we have Equation 4.8: 
𝐼𝐹𝐸𝑇 = 𝑖𝑚𝑚𝑎𝑥 = 𝐼𝑚 +
Δ𝑖𝑚
2
= 𝐼𝑚 + %𝑅𝐼𝑃 · 𝐼𝑚 = 4.6 + 0.5 · 4.6 = 6.9 𝐴 
To select a proper MOSFET for our converter it is also important to take into account the conduction and 
switching losses because a switch with big power dissipation is unacceptable. This issue will be addressed 
when choosing the components in later sections. 
The MOSFET selected for our operation is a IRF520 with a voltage rating of 100 Volts and a maximum 
power dissipated of 60 Watts. The power losses will be addressed in the efficiency subsection. 
4.6. Rectifying diode. 
The diode just like the MOSFET will be chosen depending on the blocking voltage that must suffer and the 
maximum current flowing through it when it is conducting. In addition, we have to choose a diode with a 
recovery time low enough to follow our switching frequency. We will start measuring the maximum 
blocking voltage that will suffer with our parameters: 
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(4.9) 
(4.10) 
(4.11) 
𝑉𝐷 = 𝑉𝑖𝑛 · 𝑛 + 𝑉𝑜𝑢𝑡 = 9.5 · 20 + 180 = 370 𝑉 
Second, the maximum current flowing through it will be: 
𝐼𝑖𝑛𝑚𝑎𝑥 = 2.3 𝐴 →
Δ𝑖𝑚
2
= 50% · 𝐼𝑚 = 0.5 · 4.6 = 2.3 𝐴 
𝑖𝐷𝑚𝑎𝑥 =
𝐼𝐷
1 − 𝐷
+
Δ𝑖𝑚
2
·
1
𝑛
=
𝑉𝑜𝑢𝑡
𝑅𝑜𝑢𝑡 · (1 − 𝐷)
+
Δ𝑖𝑚
2
·
1
𝑛
=
190
1652 · 0.5
+ 2.3 ·
1
20
= 345 𝑚𝐴 
Finally, for the recovery time we have to observe which is the minimum time the diode will be turned off 
to account for the time it needs to take to recover after switching it state. Figure 30 shows the behavior 
of a diode when changing its state: 
 
Then, the reverse recovery time of the diode should be lower than the time it should remain turned down 
before turning off the MOSFET again. 
𝑡𝑟𝑟 < (1 − 𝐷𝑚𝑎𝑥) · 𝑇𝑆𝑊;   𝑡𝑟𝑟 < (1 − 0.5) · 10𝜇𝑠 → 𝑡𝑟𝑟 < 5 𝜇𝑠 
 
We choose MUR460 diode which is an ultrafast rectifier with a rating of 4A/600V and a recovery time of 
25-35 nanoseconds. 
Fig. 20. Behavior of a diode when it turns off. 
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(4.12) 
(4.13) 
(4.14) 
4.7. Resistor-capacitor-diode (RCD) clamp 
To design this circuit, first, we will fix the value of the voltage in the clamp. The higher the voltage in this 
clamping circuit, the better efficiency our converter will have. To design and fix this clamping voltage we 
use the maximum voltage in the MOSFET as the Figure 31: 
Our maximum clamping voltage will occur at the minimum input voltage, then, to protect our switch we 
will make the calculations with the maximum voltage that can withstand our switch and the maximum 
input voltage to make that clamp voltage lower: 
𝑉𝑐𝑙𝑎𝑚𝑝 = 𝑉𝑆𝑊 − 𝑉𝑖𝑛𝑚𝑎𝑥 = 38 − 9.5 = 28.5 𝑉 
Having, that clamping voltage selected, now we have to fix it with component values that we can handle. 
That will be done selecting the proper clamping resistance. The next step is calculating the dissipation 
losses in that resistor, that energy dissipated will be the one stored in the leakage inductance: 
First, we deduce doing a KCL that: 
𝐼𝑖𝑛 = 𝐼𝑙𝑘 
And the average energy stored in the leakage inductor is the following: 
𝐸𝑠𝑡𝑜𝑟𝑒𝑑 =
1
2
· 𝐿𝑙𝑘 · 𝐼𝑙𝑘
2 =
1
2
· 𝐿𝑙𝑘 · 𝐼𝑖𝑛
2  
The power loss in the clamping resistor follows Equation 4.15: 
Fig. 31. Voltage across the transistor with a clamping circuit. 
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(4.15) 
(4.16) 
(4.17) 
𝑃𝑙𝑜𝑠𝑠 = 𝐸𝑠𝑡𝑜𝑟𝑒𝑑 · 𝑓𝑠𝑤 
𝑃𝑙𝑜𝑠𝑠 =
1
2
· 0.03 · 10.33 · 10−6 · 2.32 · 100 · 103 = 0.082 𝑊 = 82 𝑚𝑊 
Now with that power loss, we calculate the value of the clamping resistor to fix the clamping voltage to a 
value of 30 V: 
𝑃𝑙𝑜𝑠𝑠 =
𝑉𝑐𝑙𝑎𝑚𝑝
2
𝑅𝑐𝑙𝑎𝑚𝑝
;   𝑅𝑐𝑙𝑎𝑚𝑝 =
28.52
0.082
= 9909.3 Ω → 𝑅𝑐𝑙𝑎𝑚𝑝 = 9.9 𝑘Ω 
Now, the only step remaining is the calculation of the clamping capacitor. For that, we have to select a 
capacitor large enough to make the clamping voltage reasonably smooth. Voltage ripple for clamping 
circuits are typically limited to 5%-10% of the clamping voltage. This will be achieved with equation 4.17: 
𝑅𝑐𝑙𝑎𝑚𝑝 · 𝐶𝑐𝑙𝑎𝑚𝑝 ≫ 𝑇𝑆𝑊 → 𝑅𝑐𝑙𝑎𝑚𝑝 · 𝐶𝑐𝑙𝑎𝑚𝑝 > 10 · 𝑇𝑆𝑊 
This way we will have a very big time constant in the RC circuit of the clamp limiting the voltage ripple. 
𝐶𝑐𝑙𝑎𝑚𝑝 >
10
100 · 103 · 9900
→ 𝐶𝑐𝑙𝑎𝑚𝑝 > 101 𝑛𝐹 
Then, we select a slightly smaller capacitor of 0.1 𝜇F to round the capacitance to a value feasible for the 
commercial capacitors. This will not change the ripple voltage percentage a lot. 
To select the clamping diode, we have to think that the clamp should activate fast because that will avoid 
stresses in the MOSFET, but it also has to deactivate as soon as possible to interfere to the least extent 
with the effective duty ratio of the converter when commuting. For that reasons we will choose an ultra-
fast diode with a reverse recovery time near 25 ns to improve the working conditions of the converter. 
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(4.18) 
For the capacitors, we get to choose some ceramic-type ones to decrease the ESR the maximum as 
possible and in addition we will place some of them in parallel. We use 33 nF capacitors with three of 
them connected in parallel. 
For the diode, we will use a MUR120 which is an ultrafast recovery one with a voltage rating of 200 Volts 
and a recovery time of 25-35 ns. 
 
4.8. Output capacitor 
This component will be the one limiting our ripple voltage in the output of our converter. The inductor 
could help with this task, but due to the presence of the leakage inductance that is not possible. Because 
of that, our capacitor will have a higher value than it could have but that will not cause troubles anyways. 
First, let us deduce the equations ruling that ripple in the capacitor voltage: 
We will assume that our capacitor is big enough to take all the ripple current letting the load drain constant 
current at every moment. We will need the current flowing through the capacitor but first let us do a KCL 
to deduce that current: 
𝑖𝐷 = 𝑖𝑜𝑢𝑡 + 𝑖𝑐 
 
With 4.18 we also deduce that: 
𝐼𝐷 = 𝐼𝑜𝑢𝑡 + 𝐼𝑐 
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(4.19) 
We assumed that all the ripple current goes across the capacitor, those currents have the following 
waveform represented in Figure 32: 
 
We know that the average current flowing through a capacitor must be zero as it cannot keep storing 
charge forever. That way we know that the area above and below the abscises axis in a time period is the 
same. With that in mind: 
𝑄 = Δ𝑣𝑐 · 𝐶𝑜𝑢𝑡;   ∫ 𝑖𝑐 · 𝑑𝑡 = Δ𝑣𝑐 · 𝐶𝑜𝑢𝑡;  
𝐷𝑇
0
− 𝐼𝑜𝑢𝑡 · 𝐷𝑇 = Δ𝑣𝑐 · 𝐶𝑜𝑢𝑡 
Now we fix the voltage ripple we want in the output. To ensure a smooth DC signal supplied by our 
capacitor we will state a 2% voltage ripple respect the average value (ramp value of a 4% of the DC value). 
This will result in: 
Fig. 32. Currents in the output node. 
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(4.20) 
−𝐼𝑜𝑢𝑡 · 𝐷𝑇 = −0.04 · 𝑉𝑜𝑢𝑡 · 𝐶𝑜𝑢𝑡;   𝐶𝑜𝑢𝑡 =
𝐼𝑜𝑢𝑡 · 𝐷
𝑓𝑠𝑤 · 0.04 · 𝑉𝑜𝑢𝑡
 
𝐶𝑜𝑢𝑡 >
190
1652 · 0.5
100 · 103 · 0.04 · 190
→ 𝐶𝑜𝑢𝑡 >  76 𝑛𝐹 
Extracting that value, we will use a 0.1 𝜇𝐹 capacitor to improve even further the ripple as it is not a huge 
capacitance. 
For the capacitor, we also have to calculate the RMS current that is has to withstand. That is done with 
Equation 4.20 showed in [5]: 
𝐼𝐶𝑂𝑟𝑚𝑠 = 𝐼𝑜𝑢𝑡 · √
𝐷𝑚𝑎𝑥
1 − 𝐷max
 =
190
1652
· √
0.5
1 − 0.5
= 115 𝑚𝐴 
Another reason to make the voltage ripple that tight is because the ESR of the capacitor used. That ESR is 
the internal resistance of the capacitor that is accounted to be in series with it. That parasitic resistor will 
increase our voltage ripple so using a security factor when calculating the output capacitor is always good. 
We will not evaluate that resistance as we will try to use ceramic capacitors making that ESR negligible. In 
addition, we will place capacitors in parallel reducing the value of the resistance while stacking 
capacitance. 
For these capacitors we choose the same as in the clamping capacitor, ceramic capacitors of 33 nF with 
three of them connected in parallel to reduce the ESR even more. 
4.9. Input capacitor 
Following the same work as the one done in section 4.8, firstly we will analyze the currents touching the 
capacitor node: 
With that scheme in mind, we deduce the following KCL in Figure 33:  
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(4.21) 
(4.22) 
 
 
 
 
 
 
𝑖1 = 𝑖𝑐𝑖𝑛 + 𝑖𝑖𝑛 
𝐼1 = 𝐼𝑐𝑖𝑛 + 𝐼𝑖𝑛 → 𝐼1 = 𝐼𝑖𝑛 
We also know that: 
𝑖𝑖𝑛 = 𝐼𝑖𝑛 → 𝑃𝑢𝑟𝑒 𝐷𝐶 𝑐𝑢𝑟𝑟𝑒𝑛𝑡 
𝑞(𝑡) = 1 → 𝑖𝑖𝑛 = 𝑖𝑚 
𝑞(𝑡) = 0 → 𝑖𝑖𝑛 = 0 
Fig. 33. Schematics of the 
input node. 
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(4.23) 
With that deductions, it is easier to explain the importance of the input capacitor. As we can see, 𝑖𝑖𝑛 is not 
constant and when changing the switch state, it drops to zero abruptly. In real voltage sources there are 
internal inductances that do not allow the current to do this, so a capacitor is needed to provide that 
ripple current. This will be explained better with Figure 34: 
As seen here, the capacitor will supply the ripple current produced by the inductors in the transformer 
while 𝑖𝑖𝑛 remains constant. To calculate the input capacitance, we will repeat the work done with the 
output capacitor: 
𝑖𝑐 = 𝐶𝑖𝑛 ·
𝑑𝑉𝑐
𝑑𝑡
 
As said above, the average current though a capacitor is zero, so it does not matter which current section 
we analyze. We choose the flat one (switch off) to ease the calculations, and with that we can change the 
derivatives with increments: 
Fig. 33. Currents in the input node. 
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(4.24) 
𝐼𝑖𝑛 = 𝐶𝑖𝑛 ·
Δ𝑉𝑐
Δ𝑡
 
We want a ripple of less than a 5% with respect the average value, so this evolves to: 
𝐶𝑖𝑛 >
𝐼𝑖𝑛 · (1 − 𝐷)
𝑓𝑠𝑤 · 0.1 · 𝑉𝑖𝑛
→ 𝐶𝑖𝑛 >
2.3 · (1 − 0.5)
100 · 103 · 0.1 · 9.5
= 12.1 𝜇𝐹 
We also have to size the RMS current that will flow through that capacitor with Equation 4.24, also 
extracted from [5]: 
𝐼𝐶𝐼𝑟𝑚𝑠 = 𝐼𝑖𝑛 · √
𝐷𝑚𝑎𝑥
1 − 𝐷max
 = 2.3 · √
0.5
1 − 0.5
= 2.3 𝐴 
In this case, we need a higher value of capacitance, so we decide to choose ceramic capacitors to reduce 
the ESR and with that the losses, with a value of 4.7 µF. Just like before we connect three of them in 
parallel to obtain the desired capacitance. 
4.10. Transformer construction. 
The most important part to take into consideration is the core that is going to be used. We have to check 
if we do not enter in saturation zone, if the core can store enough energy for our converter and if our wire 
will fit in that core. Other things to analyze are the transformer losses including the conduction and core 
ones. First, we select the core we want to use in the wide selection available. We get to choose the P42/49-
3C81-E400, its datasheet is attached in the appendixes. The calculations will be made with the following 
relevant characteristics showed in Table 1: 
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Magnetic Core 
P36/22-3F3-E400 
AL Specific Inductance 400±3% nH 
Ae Effective Area 202 mm2 
Ve Effective Volume 10700 mm2 
le Effective Length 53.2 mm 
g Air Gap 430 µm 
𝜇𝑐  Relative Magnetic 
Permeability of the Core 
2000 
Bsat Saturation Magnetic Field 450 mT 
 
For the calculations we will use the next simplified transformer scheme in Figure 35 as we will work with 
effective magnitudes: 
 
 
Table 1. Characteristics of the core used. 
Fig. 34. Simple schematic of a transformer. 
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(4.25) 
(4.26) 
(4.27) 
We start writing the magnetic circulation equation: 
𝐻𝑔 · 𝑔 + 𝐻𝑐 · 𝑙𝑐 = 𝑁1 · 𝑖1 + 𝑁2 · 𝑖2 
We also know that: 
∯ 𝐵 · 𝑑𝑆 = 0 → 𝐶𝑜𝑛𝑡𝑖𝑛𝑢𝑖𝑡𝑦 𝑜𝑓 𝑓𝑙𝑢𝑥 
Then, we deduce that: 
Φ𝑐 = Φ𝑔 → 𝐵𝑐 · 𝐴𝑐 = 𝐵𝑔 · 𝐴𝑔 → 𝜇𝑐 · 𝐻𝑐 · 𝐴𝑐 = 𝜇0 · 𝐻𝑔 · 𝐴𝑔 = Φ 
𝐻𝑐 =
Φ
𝜇𝑐 · 𝜇0 · 𝐴𝑐
 ;  𝐻𝑔 =
Φ
𝜇0 · 𝐴𝑔
 
Now with (4.25) and (4.27), we can substitute the magnetic circulation equation: 
Φ
𝜇𝑐 · 𝜇0 · 𝐴𝑐
· 𝑙𝑐 +
Φ
𝜇0 · 𝐴𝑔
· 𝑔 = 𝑁1 · 𝑖1 + 𝑁2 · 𝑖2 
We can transform it into a magnetic circuit equation with the magnetic flux, reluctance and excitation 
currents: 
Φ · [𝑅𝑐 + 𝑅𝑔] = 𝑁1 · 𝑖1 + 𝑁2 · 𝑖2 
𝑅𝑐 =
𝑙𝑐
𝜇𝑐 · 𝜇0 · 𝐴𝑐
 ;   𝑅𝑔 =
𝑔
𝜇0 · 𝐴𝑔
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(4.28) 
(4.29) 
(4.30) 
Shown in Figure 36 is the equivalent circuit:  
Now, to calculate the value of the inductance with respect to the primary side of the transformer we have 
to passive the source of the secondary windings resulting in: 
Φ · [𝑅𝑐 + 𝑅𝑔] = 𝑁1 · 𝑖1 → Φ =
𝑁1 · 𝑖1
𝑅
 
𝜆 = 𝑁 · Φ 
𝑣 =
𝑑𝜆
𝑑𝑡
=
𝑑Φ
𝑑𝑡
=
𝑁1
2
𝑅
·
𝑑𝑖
𝑑𝑡
 
Relating that equation with the one ruling an inductor we extract that 𝐿𝑚 =
𝑁1
2
𝑅
 with respect to the primary 
windings. 
We also know that 𝐴𝐿 =
1
𝑅
, so the number of turns we need in the primary to obtain the value calculated 
in the magnetizing inductance section: 
𝐿𝑚 = 𝑁1
2 · 𝐴𝐿 → 𝑁1 = √
10.33 · 10−6
400 · 10−9
= 5.08 → 𝑁1 = 6 𝑡𝑢𝑟𝑛𝑠 
𝐿𝑚 = 400 · 10
−9 · 62 = 14.4 𝜇𝐻 
𝑁1 · 𝑖1 𝑁2 · 𝑖2 
𝑅𝑔 
𝑅𝑐 
Φ 
Fig. 35. Equivalent magnetic circuit. 
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(4.31) 
We round to the bigger number because we do not want the ripple to surpass the percentage calculated. 
As we obtained a 1:20 ratio, the number of turns in the secondary will be 120 turns. 
Now we will start proving whether the core chosen is valid for our converter or not. 
1. Saturation 
In the datasheet of this core, which is made of soft ferrite, it is stated that the saturation magnetic field is 
0.45 Tesla. With our converter parameters we will check if we are working out the saturation zone: 
Φ · [𝑅𝑐 + 𝑅𝑔] = 𝑁1 · 𝑖1 + 𝑁2 · 𝑖2;  𝐵 · 𝐴𝑒 · 𝑅 = 𝑁1 · 𝑖1 + 𝑁2 · 𝑖2 
𝐵 · 𝐴𝑒 ·
1
𝐴𝐿
= 𝑁1 · 𝑖1 + 𝑁2 · 𝑖2 
In our converter these are the maximum primary and secondary currents, the worst case would happen 
when only the primary windings is conducting because there is no induced current in the secondary of the 
transformer opposing to the flux, according to the Bentz’s Law. Then, our peak magnetic field value is: 
𝑖1𝑚𝑎𝑥 = 𝑖𝑚𝑚𝑎𝑥 = 6.9 𝐴 → 𝑁1 = 6 𝑡𝑢𝑟𝑛𝑠 
Then: 
𝐵𝑚𝑎𝑥 =
6.9 · 6 + 0 · 120
202 · 10−6
· 400 · 10−9 = 0.08198 𝑇 = 81.98 𝑚𝑇 → 𝐵𝑚𝑎𝑥 < 𝐵𝑠𝑎𝑡  
2. Energy storage 
Having an indirect converter means that our core must store enough energy in the core to release it the 
second phase of the converter operation. Our energy stored in the leakage inductance would be: 
𝐸𝑠𝑡𝑜𝑟𝑒𝑑 =
1
2
· 𝐿𝑚 · 𝐼𝑚
2 =
1
2
· 14.4 · 10−6 · 6.92 = 3.42 · 10−4 𝐽 
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(4.32) 
The energy stored in a core is calculated as showed next: 
𝑊 = ∭ ?̅? · ?̅? 𝑑𝑉
 
𝑣𝑜𝑙
= ∭ 𝐵𝑐̅̅ ̅ · 𝐻𝑐̅̅̅̅  𝑑𝑉
 
𝑣𝑜𝑙
+ ∭ 𝐵𝑔̅̅ ̅ · 𝐻𝑔̅̅̅̅  𝑑𝑉
 
𝑣𝑜𝑙
 
𝑊 = 𝑊𝑐 + 𝑊𝑔 =
𝐵𝑐
2
𝜇𝑐
· (𝐴𝑐 · 𝑙𝑐) +
𝐵𝑔
2
𝜇0
· (𝐴𝑔 · 𝑔) 
We know that 𝜇0 ≪ 𝜇𝑐, so the major part of the energy will be stored in the gap. That is the reason why 
we chose a gapped core. Knowing that we can consider the following assumption: 
𝑊𝑔 ≫ 𝑊𝑐 → 𝑊 ≈ 𝑊𝑔 =
𝐵𝑔
2
𝜇0
· (𝐴𝑔 · 𝑔) 
Now it is time to calculate the average magnetic field going across the gap, the storage time is the one in 
which the current is only flowing in the primary while the current in the secondary windings is zero. This 
is be the real case when the magnetizing inductance will store energy: 
Φ = 𝑖1 · 𝑁1 · 𝐴𝐿 = 𝐼𝑚 · 𝑁1 · 𝐴𝐿 = 6.9 · 6 · 400 · 10
−9 = 16.56 · 10−6 𝑊𝑏 
𝐵𝑔 =
Φ
𝐴𝑔
→ 𝐴𝑔 ≈ 𝐴𝑒 → 𝐵𝑔 =
16.56 · 10−6
202 · 10−6
= 81.98 𝑚𝑇 
𝑊𝑔 =
(8.198 · 10−2)2
𝜇0
· (202 · 10−6 · 430 · 10−6) = 4.645 · 10−4 𝐽 
With those equations we obtain that 𝑊𝑔 > 𝐸𝑠𝑡𝑜𝑟𝑒𝑑  so the core will be able to store enough energy in our 
converter. 
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(4.33) 
3. Space to wind the wire 
Before winding the wires, we have to make sure they fit inside the core. First of all, we need to know the 
cross-sectional area of the primary and secondary windings. According to the maximum current flowing 
through them (𝑖𝑚𝑚𝑎𝑥 𝑎𝑛𝑑 𝑖𝐷𝑚𝑎𝑥 respectively) and an increase of temperature of 20℃ chosen for security 
reasons, we obtain with Figure 37 the wires needed in each side of the transformer: 
For the windings of the primary, as shown in the graph, we will have a maximum current of 6.9 Amps, so 
we choose a 22 AWG (American Wire Gauge); for the windings in the secondary, we will have a very small 
current not even reaching the 0.5 Amps, so a 28 AWG should be fine. Converting those units into the 
International System we get: 
22 𝐴𝑊𝐺 = 0.3255 𝑚𝑚2 
28 𝐴𝑊𝐺 = 0.0810 𝑚𝑚2 
With that areas and assuming the spaces between the wires, we will consider that there is enough space 
if the packing factor 𝐾𝑓 is less than 50%: 
𝐴 = 120 · 0.0810 + 6 · 0.3255 = 11.67 𝑚𝑚2 
Fig. 36. Current-Temperature correlation for wire selection [6]. 
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(4.34) 
(4.35) 
(4.36) 
The area of the core’s window can be obtained with the dimensions of it attached in the correspondent 
annex: 
𝐴𝑤 =
29.6 − 16.5
2
· 14.4 = 94.32 𝑚𝑚2 
𝐴
𝐴𝑤
= 𝐾𝑓 → 𝐾𝑓 =
11.67
94.32
= 0.124 < 0.5 → 𝐶𝑜𝑛𝑠𝑡𝑟𝑎𝑖𝑛𝑡 𝑠𝑎𝑡𝑖𝑠𝑓𝑖𝑒𝑑 
4. Core losses 
Having low losses in the core is a crucial aspect of our transformer as we want the best possible efficiency 
for our converter. Iron has higher saturation values than the ferrite and could have been a good option to 
have lower constraints in that aspect, however, the way ferrite is made makes this material optimal to 
reduce core losses.  
First of all, we need to understand what the Eddy or Foucault currents are. These are currents flowing in 
a loop inside the core, induced by changing magnetic fields [7]. We will reduce losses coming from that 
currents by selecting a 3C81 core material, a kind of ferrite. Ferrite is a ceramic material composed of 
𝐹𝑒3𝑂2, and mixed with other metallic elements [8], that has a state of powder and it is adhered with an 
agglutinant. Its powder nature avoids the creation of those Eddie currents decreasing the losses within 
the core. 
Losses will come from Eddie currents formations and the hysteresis, which is the empiric formula 
measuring that losses is showed in equation 4.36: 
𝑃𝑉 = 𝐾 · 𝑓
𝛼 · ?̂?𝛽  [
𝑊
𝑚3
] 
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(4.37) 
As the constants for that formula are hard to find, we will use a datasheet obtained from [9] to measure 
our core losses with a regression graph in Figure 38. 
 
With a peak magnetic field in our core of around 82 mT, and a switching frequency of 100 kHz we obtain 
a power loss of 40 
𝑘𝑊
𝑚3
, then our net losses are: 
𝑃𝑐𝑜𝑟𝑒 = 𝑃𝑉 · 𝑉𝑒 = 40 · 10700 · 10
−9 = 428 𝑚𝑊 
With the resources available and the operating switching frequency, this was the best option for our 
transformer design despite the high core losses in comparison to the input power. However, this core 
does not have huge loses and will be suitable to be used in our converter. 
5. Conduction losses 
The last point to take into account in our transformer is the power loss due to the internal resistance of 
the wires. Our wires are made of copper as usual and with their resistivity, length, cross-sectional area 
and current flowing we can compute the power loss in that copper: 
𝜌𝐶𝑢 = 1.71 · 10
−8 Ω · 𝑚 → 𝐴𝑡 25℃ 
Fig. 37. Regression curve for the core losses [9]. 
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(4.38) 
(4.39) 
𝐴𝑝𝑟𝑖 = 0.3255 𝑚𝑚
2; 𝐴𝑠𝑒𝑐 = 0.0810 𝑚𝑚
2 
𝑙𝑝𝑟𝑖 = 𝑁1 · 2𝜋R = 6 · 2π ·
16.5
2 · 1000
= 0.311 𝑚 
𝑙𝑠𝑒𝑐 = 𝑁2 · 2𝜋𝑅 = 120 · 2𝜋 ·
16.5
2 · 1000
= 6.22 𝑚 
𝐼𝑝𝑟𝑖 = 𝐼𝑚 = 4.6;  𝐼𝑠𝑒𝑐 = 𝐼𝐷 = 0.115 
Then the calculated losses are: 
𝑃𝑝𝑟𝑖 = 4.6
2
1.71 · 10−8 · 0.311
0.3255 · 10−6
=  345 𝑚𝑊 
𝑃𝑠𝑒𝑐 = 0.115
2 ·
1.71 · 10−8 · 6.22
0.0810 · 10−6
= 17.36 𝑚𝑊 
𝑃𝑐𝑜𝑛𝑑 = 𝑃𝑝𝑟𝑖 + 𝑃𝑠𝑒𝑐 =  362.36 𝑚𝑊 
We obtain a notable power loss in the copper due to the high current flowing through the primary 
windings.  
The transformer built was tested to ensure that it satisfy our needs for the converter, and these are the 
readings of the measurement devices shown in Figure 39. 
Fig. 38. Measurements of the inductances of the transformer. 
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(4.40) 
These inductance readings for the primary and secondary side of the transformer (lower value 
corresponds to the primary side), can show us if the turns ratio is the one desired of if we winded the 
transformer incorrectly. 
𝐿𝑠𝑒𝑐
𝐿𝑝𝑟𝑖
= 𝑁2 → 𝑁 = √
5.721
14.8 · 10−3
= 19.66 
The expected value for the turns ratio is 1:20 so this transformer is suitable for building our design. To 
check the behavior of the core with the transformer, we did another test with sinusoidal waves. This is 
shown in figure 40. 
With the scales chosen (20 V/div and 1 V/div) for each side of the transformer and the size of the 
waveforms we check that one sine is twenty times bigger than the other one, which is satisfactory. 
4.11. Efficiency analysis 
Here, we are going to make a first estimation of the quantity of our losses due to component dissipation. 
We have calculated some of them, but others are missing yet. First, we will deal with the diodes 
conduction losses. 
Fig. 40. Transformer input and output sinusoidal waveforms. 
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(4.41) 
(4.42) 
(4.43) 
We know that the characteristic losses of the diodes come from its forward voltage  times the 
current that flows through them. From our datasheets and points of operation we get those values. On 
average, both diodes have an induced forward voltage of 1 V. 
𝑃𝑑𝑖𝑜𝑑𝑒𝑠 = 𝑉𝑓𝑤 · 𝐼𝑐𝑙𝑎𝑚𝑝 + 𝑉𝑓𝑤 · 𝐼𝐷 ≈ 𝑉𝑓𝑤 · 𝐼𝐷 
We can ignore the losses in the clamping diode as the current flowing there is almost a pulse in a small 
period of time, making the average current almost negligible. 
𝑃𝑑𝑖𝑜𝑑𝑒𝑠 = 1 ·
190
1652
= 115 𝑚𝑊 
The last missing element dissipating power in our converter is the MOSFET, not only due to conduction 
issues, but because the switching frequency. 
𝑃𝑐𝑜𝑛𝑑 = 𝐼𝑆𝑊
2 · 𝐷 · 𝑅𝐷𝑑𝑜𝑛 = 2.3
2 · 0.5 · 0.27 = 714 𝑚𝑊 
 
For the case of the switching losses we have the following equation: 
𝑃𝑠𝑤 =
1
2
· 𝑉𝑠𝑤 · 𝐼𝑠𝑤 · (𝑡𝑓 + 𝑡𝑟) · 𝑓𝑠𝑤 
According to our datasheets we have a tr of 30 nanoseconds and a tf of 20 nanoseconds. In addition, with 
the other parameters we obtain: 
𝑃𝑠𝑤 =
1
2
· 19 · 2.3 · (30 + 20) · 10−9 · 100 · 103 = 109 𝑚𝑊 
The sum of conduction and switching losses is lower than the maximum dissipated power that can 
withstand the MOSFET of 60 Watts, this means that it will not overheat, and it is safe to operate with it.  
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(4.44) 
The total losses in our circuit will be: 
𝑃𝑙𝑜𝑠𝑠 = 𝑃𝑐𝑜𝑟𝑒𝑡𝑟𝑎𝑛𝑠𝑓𝑜𝑟𝑚𝑒𝑟 + 𝑃𝐶𝑢𝑡𝑟𝑎𝑛𝑠𝑓𝑜𝑟𝑚𝑒𝑟 + 𝑃𝑐𝑜𝑛𝑑𝑑𝑖𝑜𝑑𝑒 + 𝑃𝑠𝑤 + 𝑃𝑐𝑜𝑛𝑑𝑠𝑤 + 𝑃𝑐𝑙𝑎𝑚𝑝 
𝑃𝑙𝑜𝑠𝑠 = 428 + 362.36 + 115 + 109 + 714 + 82 = 1.81 𝑊𝑎𝑡𝑡𝑠 
The efficiency of our converter in the maximum load operation will be: 
𝜂 =
𝑃𝑜𝑢𝑡
𝑃𝑖𝑛
=
𝑃𝑖𝑛 − 𝑃𝑙𝑜𝑠𝑠
𝑃𝑖𝑛
=
21.85 − 1.81
21.85
= 0.917 → 𝜂 = 91.7% 
This gives a reasonable value meaning that our converter is feasible to be constructed and implemented. 
We have to take into consideration that this efficiency is given at a maximum load point and if we operate 
at a lower current condition those losses percentage will increase. 
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5. Simulation 
For this section, we decided to write the code and design the simulation model with Matlab and more 
specifically, one of its extensions called Simulink. This model is shown in Figure 41. 
The left part of the model represents the PV panel, and has the functionality of calculating the equivalent 
resistance, and with that, produce the current and voltage expected. The voltage will be read by the 
Simscape blocks (Matlab circuitry library) and will simulate the rest of the parameters. Continuing with 
the analysis of the circuit, we can notice there are several scopes that will show us the behaviors of our 
components and another special thing is the blocks in the top right that are used to measure power in the 
output of our converter. They receive the voltage and current data in arrays and multiply them to obtain 
the power vector, then in our Matlab code, we calculate the median of that vector to know the power 
drained by the load. 
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Fig. 41. Simulation model in Simulink. 
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The PV array block placed on the left of the model runs the simulation imitating the characteristics of the 
panel that will be used to test the real converter. Those characteristics are also shown in the graphs used 
to calculate the components’ parameters are: 
𝑉𝑜𝑐 = 12 𝑉 ; 𝐼𝑠𝑐 = 2.5 𝐴 
𝑉𝑀𝑃𝑃 = 9.5 𝑉 ; 𝐼𝑀𝑃𝑃 = 2.3 𝐴 → 𝑃𝑀𝑃𝑃 = 21.85 𝑊 
Now, addressing the simulation of our converter, we have to take into account that it will be under 
Standard Test Conditions which means we will assume that the solar panel would be receiving an 
irradiation of 1 kW/m2 and with a panel temperature of 25℃. This forces the panel to operate at the MPP 
at 9.5 Volts and around 2.3 Amps. The graphs representing those parameters are showed in Figure 42. 
Figure 43 showing the current flowing towards the transformer is not as smooth as the input voltage, but 
more detail will be given to notice its waveform.  
Fig. 42. Input voltage in the simulation. 
63 
 
(5.1) 
It has the waveform expected showed in figure 33 with the name of 𝑖1. We can extract the average value 
with the help of cursors that are showed in Figure 43. This is achieved by calculating the area of one half-
wave and dividing it by the switching period. 
 
 
With the values obtained with the cursors, we can deduce the average value of the current shown. That 
value should be near the input current of the solar panel of 2.3 A. 
𝐼1 =
4.963 · 2.43 + 0.5 · 4.963 · 2.87
10
= 1.92 𝐴 
As we see, that value is very close to the 2.3 A expected, but not an exact value due to a commutation 
period (showed in the pulse width different from 5 µs) that will be explained when analyzing the leakage 
inductor current, and in addition, the dissipation losses occurred in the diodes and the transistor as they 
are included in the simulation. 
Fig. 43. Input current in the simulation. 
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(5.2) 
(5.3) 
Now let us take a look at the magnetizing current as one of the core parameters driving our converter in 
Figure 44. 
It follows the scheme deducted when calculating the magnetizing inductance but with different values 
because as now we have real parameters instead of ideal conditions we should not expect to receive the 
values desired. Calculating the average value and the percentage of ripple is an example of that. 
Using the values showed with the cursors of figure 44: 
𝐼𝑚 = 5.3 −
2.87
2
= 3.865 𝐴 
%𝑟𝑖𝑝𝑝𝑙𝑒 =
5.3 − 3.865
3.865
= 0.371 → 37.1% 
Both 𝐼𝑚 and the percentage of ripple are going to be lower than expected, the average magnetizing 
current is normal to be reduced because all currents will decrease due to power losses in our components. 
In the case of the percentage of ripple, it is smaller because of the slight drop in the duty ratio due to 
commutation times and the increase of the magnetizing inductance because after building the 
transformer we obtained a higher value as showed in its section. Even though they are not our expected 
Fig. 44. Ripple current in the magnetizing inductor. 
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values, the percentage of ripple is favorable to be lower being beneficial to our output voltage ripple as it 
will decrease because of that. 
Now taking a look at the leakage current, we can understand anomalies in our simulation with respect to 
the ideal conditions. Our expected leakage current in comparison with the magnetizing one is as 
represented in Figure 45: 
As shown, the leakage inductor needs to charge and discharge when the FET changes its state. The 
increasing ramp happens when the transistor turns on and the leakage current increases until it reaches 
the value of 𝑖𝑚, at this point both inductors share the same current. When the FET turns off, the leakage 
current is discharged with the clamping circuit until it reaches zero, and the current in the secondary 
windings of the transformer reaches its normal value. The value of the charging and discharging times is 
Fig. 45. Theoretical leakage current compared to the magnetizing 
current and the duty ratio. 
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(5.4) 
(5.5) 
calculated with the voltage seen by the leakage inductor at every moment, and the maximum current that 
the ramps will produce: 
Δ𝑡1 =
𝐿𝑙𝑘 · 𝑖𝑎
(
𝑉2
𝑛 + 𝑉1)
 
Δ𝑡2 =
𝐿𝑙𝑘 · 𝑖𝑚𝑚𝑎𝑥
(𝑉𝑐𝑙𝑎𝑚𝑝 −
𝑉2
𝑛 )
 
The commutation time in which both the rectifying diode and the FET are turned on is Δ𝑡1 because the 
leakage inductor does not let the current increase to reach the value of the magnetizing current 
instantaneously making the diode in the secondary conduct until it charges completely. In the case of Δ𝑡2, 
The FET turns off as we decide to do so, and the current goes to the clamping circuit, not presenting a 
commutation period. That commutation time makes the effective duty ratio decrease as the rectifying 
diode blocks the output voltage less time increasing the period in which the magnetizing inductor sees 
that output voltage. This pulse reduction will affect our output as this converter is very sensible to small 
changes in the duty ratio. Figures 46 and 47 show the analysis of this event. 
 
Fig. 46. Simulated current through the leakage inductance. 
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A slight slope in the beginning and ending of the waveform can be seen. The times are very small, and the 
maximum step applied for the simulation is small, but we would need a smaller one to see that slope 
correctly. However, this would result in very high simulation times and the important thing is to notice 
that ramp. 
In Figure 47 we see how the pulse is reduced to a duty ratio of 0.4895 instead of 0.5, this could appear to 
be negligible but in practice that makes the output voltage change a lot. In addition, we will consider the 
effect of the leakage inductor in the transfer function to derive which is the expected output voltage 
without the losses taken into account. 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑛 · 𝐷
1 − 𝐷
·
𝐿𝑚
𝐿𝑚 + 𝐿𝑙𝑘
→ 𝐷𝑒𝑟𝑖𝑣𝑒𝑑 𝑖𝑛 𝑠𝑒𝑐𝑡𝑖𝑜𝑛 3 
With our parameters: 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑛 · 𝐷
1 − 𝐷
·
𝐿𝑚
𝐿𝑚 + 0.03 · 𝐿𝑚
=
𝑛 · 𝐷
1 − 𝐷
·
1
1.03
 
𝑉𝑜𝑢𝑡 = 9.5 ·
20 · 0.4895
1 − 0.4895
·
1
1.03
= 176.88 𝑉 
Fig. 47. Simulated voltage across the magnetizing inductance. 
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Ideally, we expect to have 190 Volt in the output of our converter, so this makes a big difference in terms 
of voltage drop. Our simulated converter output with losses is depicted in Figure 48. 
We obtain a value of around 160 Volts which means a voltage drop of 30 Volts with respect the ideal 
conditions. Addressing the voltage ripple, we take a look to that waveform with more detail. The decrease 
from the 177 Volts to the 160 Volts is mainly caused by the dissipation losses in the components. 
Fig. 48. Simulated output voltage. 
Fig. 49. Simulated output voltage ripple in more detail. 
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(5.6) %𝑟𝑖𝑝𝑝𝑙𝑒 =
6.34
2
160
= 0.0198 = 1.98% 
We designed it to be a 2%, the change in the output voltage making it smaller would negatively affect the 
ripple but together with the decrease in the magnetizing ripple current we have improved the percentage 
of output voltage ripple. 
That waveform follows two tendencies, when the capacitor charges it is parabolic and when it discharges 
it is a ramp. This is caused because in the time when the capacitor charges, the current entering the output 
node comes from the inductor and it has a ramp, and as the capacitor voltage is ruled with the derivative 
of that signal, it creates a parabolic waveform. On the other hand, when the capacitor discharges, the 
rectifying diode is turned off and the capacitor discharges with an approximate constant current. 
Another waveform to consider is the clamping voltage as the safety of our MOSFET depends on it, shown 
in Figure 50. 
We obtain the expected value of around 28 V with low ripple as designed in section 4. This means that 
the voltages peaks in the MOSFET will be as calculated and it will work properly. 
Fig. 50. Simulated clamping voltage. 
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If we take our converter as ideal without leakage inductance and without power losses in the components, 
we obtain the desired values as showed in Figure 51. 
In Figure 51 is shown that the output voltage would be the 190 Volts expected so this means our 
simulation is running correctly. The problem with the drop in the output voltage due to real components 
could be solved by increasing the duty ratio, meaning that the effective value of it reaches the required 
value reestablishing the equivalent resistance value with the maximum power extracted. 
 
 
 
 
 
 
Fig. 51. Simulated output voltage with ideal components. 
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6. Results. 
We made the simulations at a low load condition to maintain a level of safety and avoid failures in the 
components. We tried to pack the whole circuit in order to reduce losses and parasitic inductances in it. 
The clamp circuit is placed as close as possible to the MOSFET to try to avoid parasitic inductances in the 
clamp circuit, which would be very bad for the functioning of the transistor and the converter. The 
connection of the circuit is the one showed in figure 52:  
 
 
 
 
 
 
 
 
 
 
 
 
 
MOSFET circuit 
Clamp circuit 
Input capacitors 
Transformer 
Load side 
Ground 
MOSFET driver 
voltage supply 
Input voltage 
Fig. 52. Circuit design with each part described. 
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We did a test with 1.5 Volts in the input and a duty ratio of 0.5, this would lead to 30 Volts in the output 
theoretically, but in our case the output voltage obtained is the following represented in Figure 53. 
We obtained 20 Volts in the output and we have to consider another thing. It seems that the voltage 
discharges when the FET is on because the blue signal shows the input signal of the gate driver, this would 
be contrary to what we deduced before in this project. The reality is that the MOSFET driver that we chose 
has the input signal negated so when the blue signal is up, the driver would be down. This makes our 
output voltage make sense. 
Despite the fact that our converter gives a reasonable output voltage, the operation is not as good as it 
seems (despite having 10 Volts less than expected). If we analyze the other parameters in the circuit, we 
notice that the MOSFET is not operating as it should. This is the most important component of the 
converter with the transformer. If the transistor cannot block the voltage completely, we would have a 
voltage drop in the magnetizing inductance reducing our output voltage. 
Fig. 53. Output voltage obtained in the test. 
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It is depicted in Figure 54 what is mentioned above, the input signal of the gate driver is the 
complementary of the output signal of that component. Now looking at the voltage across the FET, we 
realize that it is not blocking the current and voltage properly and at every moment it has some kind of 
voltage drop less than the input voltage of the circuit. Another strange operation of the driver-MOSFET 
pair is that when we increase the logic supply, the gate voltage increases until a point in which it seems 
to saturate. 
This phenomenon changes a little when modifying some parameters of the driver such as the gate resistor 
or the load in some cases but overall that voltage limit in which it saturates does not vary so much. We 
tried to change the driver to others and even to ones designed for low level switches, but we did not 
manage to solve the problem. As shown in the driver’s datasheet, this device can work with a logic supply 
of 20 Volts and a logic input voltage of 5 Volts. Applying the values recommended for the logic input supply 
but only around 15 Volts in the logic supply we obtained the waveforms shown in figure 55. 
 
Fig. 54. Showed in purple the input signal of the drive, in blue the gate driver output 
signal and in yellow the voltage across the FET. 
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We tried to drive the FET alone with a resistor, but the same issue happens, it seems to fail when trying 
to open the gate and close. As the gate voltage follows a reasonable waveform to open and close the gate 
the problem should be the connection of the MOSFET proposed. The passives of our converter work 
properly as tested and shown in the transformer operation for example. When fixing the FET problem, 
the converter is expected to work properly. More work in this component will be done to drive it correctly 
permitting the voltage pulses in the transformer windings. The tight deadlines did not allow the problem 
to be solved but it will be addressed despite not being included in this thesis. 
 
 
 
 
Fig. 55. Loss of pulse issue when the logic supply surpasses a voltage level despite being 
below its maximum value. 
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7. Conclusion. 
Throughout the project, we have seen the benefits of using these types of converters to increase efficiency 
in solar panels. Nowadays, with the great increase in renewable generation and the solar PV potential, it 
is crucial to find new ways to improve our energy systems to compete with conventional energy resources 
such as coal, that are polluting at dangerous levels. Despite not managing to drive our converter properly 
in the tests, this converter proved to operate well as we use it in domestic electronic devices every day, 
but it would need more work to be fully developed to be used in other fields.  
Next steps in this project are vital to making it feasible to be implemented in PV solar systems. They would 
include: 
• Error fixing regarding the MOSFET drive to make the converter transfer energy properly in order 
to transform voltage in the desired levels. 
• Study which type of control improves response times in this converter and would perform better 
in real applications. 
• Development of the control of the Flyback converter. 
• Development of the subsystems’ interconnection control that would drive the system as a whole. 
Knowing the points of operation of each converter at every time, and their components, fixing 
parameters would improve even more efficiency. 
• More in-depth research to reduce losses in our device. This would be done with an optimal 
component selection such as the transformer whose core had limited availability for us. 
• Build a higher power Flyback converter to be attached to utility-level PV modules. 
• Test the converter with a real PV panel at different points of operation to fix errors and prepare 
it for its real implementation. 
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Appendix A. Recommended abbreviations. 
Symbol or 
Abbreviation 
Unit or Term  Symbol or 
Abbreviation 
Unit or Term 
MPPT Maximum Power 
Point Tracking 
 𝑉𝑜𝑢𝑡 Average output 
voltage 
MPP Maximum Power 
Point 
 𝑉𝑐𝑙𝑎𝑚𝑝 Average voltage in 
the clamp 
V Volt  Φ Magnetic flux 
A Amp  B Magnetic field 
density 
Ω Ohm  𝑅𝑐 Reluctance of the 
core 
 F  Farads  𝑅𝑔 Reluctance of the 
gap 
H Henry  D Duty ratio 
Wb Webber  𝐼𝐷 Average current 
in the rectifying 
diode 
T Tesla  𝑖𝐷 Instantaneous 
current in the 
rectifying diode 
AWG American Wire 
Gauge 
 𝐼𝑐 Average current 
in the output 
capacitor 
𝐼𝑚 Average 
magnetizing 
current 
 𝑖𝑐 Instantaneous 
current in the 
output capacitor 
𝑖𝑚 Instantaneous 
magnetizing 
current 
 𝑉𝑖𝑛 Average input 
voltage 
𝐼𝑙𝑘 Average leakage 
current 
   
𝑖𝑙𝑘 Instantaneous 
leakage current 
   
𝐼𝑖𝑛 Average input 
current 
   
𝑖𝑖𝑛 Instantaneous 
input current 
   
𝐼𝑜𝑢𝑡 Average output 
current 
   
𝑖𝑜𝑢𝑡 Instantaneous 
output current 
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Appendix B. Datasheets. 
In this appendix we will attach the datasheets of the components used in this project for the converter’s 
design. 
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